I. INTRODUCTION
InP-based double heterojunction bipolar transistors (DHBTs) are a key technology for high-speed optical fiber and wireless transmission ICs. InP substrates are expensive and are not available in as large sizes as GaAs substrates. Moreover, InP substrates are fragile and are easily broken in fabrication. This motivates development of lattice-mismatched metamorphic growth of InP DHBTs on GaAs substrates. Such devices are referred to as metamorphic DHBTs (MDHBTs). Thermal performance is of critical importance, as high-speed DHBTs must operate at emitter power densities exceeding 250 kW/cm 2 .
Transistor thermal resistance is critically dependent upon the thermal resistance of layers lying immediately below the collector [1] . Therefore, the subcollector semiconductor must be selected for high thermal conductivity (avoiding thick layers of low thermal conductivity InGaAs with = 5 W/k-m). Additionally, in the MDHBTs, thermal resistance can be dominated by the poor thermal conductivity of the thick (1-1.5 m) metamorphic buffer layer lying immediately below the Manuscript received November 8, 2002; revised January 22, 2003 . This work was supported by the ONRby Grant N00014-01-1-0065. The review of this brief was arranged by Editor C.-P. Lee.
The In the case of InP buffer layers and narrow emitter geometries, MDHBT thermal resistance is comparable to that of lattice-matched HBTs. A low 32 C junction-ambient temperature rise is obtained in a device operating at 235 kW/cm 2 (7.5 mW dissipation in a device with a 8 m 2 0.4 m emitter).
II. GROWTH
The samples were grown using a Varian Gen II molecular beam epitaxy (MBE) system equipped with valved phosphorous (P) and arsenic (As) cracker cells. InAlP and InP metamorphic buffer layer materials were used for this study.
The InAlP buffer layer was grown at 400 C in order to keep the surface smooth while the InP buffer layer was grown at 470 C, as measured by a pyrometer. While a InAlP metamorphic buffer layer grown at 400 C showed smoother surface morphology (3.6 nm rms roughness) than a sample grown at 470 C (5.9 nm rms roughness), the InP buffer layers showed rougher surface morphology at 400 C growth (13.3 nm rms roughness) than at 470 C growth (9.5 nm rms roughness). The InAlP buffer was graded in composition from that matched to a GaAs lattice (In0:49Al0:51P) to that matched to an InP lattice. After a 1.3 m linearly graded In x Al 10x P layer, a 200-nm InP buffer was grown at 470 C. The InP buffer was grown directly on the GaAs substrate to a thickness of 1.5 m. In both cases, the metamorphic buffer The reflection high-energy electron diffraction (RHEED) pattern was observed during buffer layer growth. The RHEED pattern showed diffraction streaks during growth of the InAlP buffer layers. These streaks suggest relatively smooth epitaxial growth. Even during InP buffer layer growth, low-intensity streaks were observed in the RHEED pattern. 
III. RESULTS
The dc parameters for the devices with InP buffer and InAlP buffer are summarized in Fig. 2 . Fig. 3 shows the measured temperature rise of a device operating at 7.5-mW dissipation, plotted as a function of base mesa area. The measured transistors have emitter junction lengths of 8 m and emitter junction widths of 0.3, 0.4, 0.7, and 1.7 m. The base mesa length is 8.5 m, while the base mesa widths are 1.0, 1.2, 1.6, 1.7, 2.0, 2.6, 2.7, 3.0, and 4.0 m. Junction temperature was obtained by measuring the change of V BE with a variable applied V CE under conditions of constant forced collector bias current (IC) [1] . Thermal characteristics of the MDHBTs are compared to that of a reference latticematched DHBT (LMDHBT) of similar geometry. The lattice-matched device has a similar layer structure except that the In0:53Ga0:47As subcollector thickness is 500 A and the substrate is InP. As is shown by the data (Fig. 3) , MDHBTs with InP buffer layers show junction temperatures only slightly larger than that of lattice-matched devices. Much higher junction temperatures are observed with InAlP buffer layers. Since increased junction operating temperature will degrade device reliability [1], [2] , these data strongly suggests the use of InP buffer layers in metamorphic HBTs.
In order to determine the metamorphic buffer layer thermal conductivity, the expected HBT collector junction temperature was calculated by solving the Laplace heat flow equation in three dimensions. The same emitter junction sizes and base mesa sizes as in the measurements were used in the calculation. 
IV. SUMMARY
We have investigated InP and InAlP as metamorphic buffer layer materials in MDHBTs. The temperature rises at 7.5 mW device dissipation were measured. MDHBTs with InP buffer layers showed thermal resistance comparable to LMDHBT, while MDHBTs with InAlP buffer layers showed large junction temperature rise. Thermal conductivities of metamorphic buffer layers were determined to be 35 6 5 W/k-m for InP and 8 6 3 W/k-m for InAlP, the difference resulting from phonon Rayleigh scattering in alloy semiconductors.
The value of 35 6 5 W/k-m for the InP metamorphic buffer is much lower than the value of 68 W/k-m for lattice-matched InP. We believe the reduced thermal conductivity results from the defects associated with metamorphic growth. The data strongly suggests use of InP metamorphic buffer layers in metamorphic DHBTs. Electron. Mater., vol. 31, pp. 196-199, 2002. [3] Y. M. Kim et al., "InP In Ga As InP double heterojunction bipolar transistors on GaAs substrates using InP metamorphic buffer layer," Solid State Electron., vol. 46, pp. 1541 Electron., vol. 46, pp. -1544 Electron., vol. 46, pp. , 2002 , "High-performance InP In Ga As InP double heterojunction bipolar transistors on GaAs substrates," IEEE Electron Device Lett., vol. 23, pp. 297-299, June 2002 .
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I. INTRODUCTION
Recently, due to the progressive requirements, the scaling down consideration and fabrication of deep submicron meter devices have become key roles in modern IC industry [1], [2] . In the ULSI's technologies, polysilicon and diffused resistors are widely used throughout the semiconductor industry for a variety of applications especially in a CMOS process [3] , [4] . Polysilicon and diffused resistors are widely used in the integrated circuits. Diffused resistors are commonly used in electrostatic discharge (ESD) protection circuits. Also, the doped polysilicon is usually employed as a precise analog resistor element Manuscript received October 17, 2002; revised January 17, 2003 
II. EXPERIMENT
The studied resistors were fabricated by using a 0.18-m CMOS technology. The diffused resistors were isolated by shallow trench isolation (STI) process. The amorphous silicon film of 2000 Å was deposited on STI by using a low-pressure chemical vapor deposition (LPCVD) system at 540 C. After forming poly-gate and Si3N4 spacers, the n + and p + source/drain regions were formed by the n + implant condition of As/40KeV/5.0 2 10 15 cm 02 and the p + implant condition of B/15KeV/3.0 2 10 13 cm 02 and BF2/5KeV/3.5 2 10 15 cm 02 . At the same time, the n + and p + resistors were formed by n + and p + source/drain implantation, respectively. Then, a source/drain rapid thermal annealing (RTA) process was performed at 1025 C for 30 s to activate the dopants. A resistor-protect-oxide (RPO) layer was deposited on resistors. The RPO layer prevents resistors from silicidation in the following cobalt salicide process. Co-silicide regions, formed on the polysilicon-gate and diffusion layers, were then introduced. After the interlevel dielectric (ILD) deposition, a chemical mechanical polish (CMP) process was used in planar process. Then, a via-hole etching collimated-Ti CVD TiN-barrier W-plug and W-CMP process were performed. Finally, the metallization process was followed by a forming N 2 gas annealing at 400 C. 
